Clock generation in FPGA with phase accumulator. Calculation and limits.
In my project of a modern replica of a retro computer “Agat-7” I needed to generate several different clocks. Some of them can be produced by the PLL built in FPGA, others are a simple division of the main clock. But there is another group of clock signals that are not as simple to get.[…]